PATENT ABSTRACTS OF JAPAN

(11)Publication number:

11-175576

(43) Date of publication of application: 02.07.1999

(51)Int.CI.

G06F 17/50 H01L 21/82

(21)Application number: 09-338446

(71)Applicant: HITACHI LTD

(22) Date of filing:

09.12.1997

(72)Inventor: SUGITA SUSUMU

TAKAHASHI TSUYOSHI YANAGISAWA KAZUMASA

KUBOTA KATSUHIKO OKUYAMA KOSUKE

6十年上七子テント中央主席を19

(54) LAYOUT VERIFYING SYSTEM

(57) Abstract:

PROBLEM TO BE SOLVED: To quickly verify electromigration of a signal line while considering the temperature which is an important factor of electromigration.

SOLUTION: Results of circuit extraction 103 and each wiring (net) segment current density calculation 104 obtained from the operating frequencies of each wiring obtained in logical simulation 101 for a logic circuit and from the result of layout 102 operated based on the logic circuit is compared with the result of thermal circuit extraction 105, each wiring segment temperature calculation 106, and allowable current density calculation 107 obtained from the layout so that electromigration failure judgment 108 can be operated. Thus, the

d by considering temperature which is

260 617-184 . \$474

APPROVE TO LOCATE

electromigration of a signal line can be quickly attained by considering temperature which is an important factor of the electromigration.

LEGAL STATUS

Searching PAJ

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office